

SANYO Semiconductors DATA SHEET



Monolithic Linear IC LA6261 — For Optical Disk Drive 6-Channel Driver (BTL: 4 channels, H bridge: 2 channels)

Overview

The LA6261 is a 6-channel driver IC that incorporates 4 channels of BTL output and 2 channels of H-bridge output. It is optimal for the actuator driver for CDs, MDs, and other optical disk drives.

Features

- Six power amplifier channels on a single chip (BTL: 4 channles, H-bridge: 2 channels)
- IO max: 700mA (Each channel)
- Built-in level shifter circuits (BTL amplifier)
- Built-in thermal protection (thermal shutdown) circuit
- Separate power supply for H-bridge (2 channels)
- Onchip 3.3V regulator controller (uses an external output transistor)
- Adjustment pin for the H-bridge output

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC} max		14	V
Maximum output current	I _O max	for each of the channel 1 to 6	0.7	А
Maximum input voltage	V _{IN} B		13	V
MUTE pin voltage	VMUTE		13	V
Allowable power dissipation	Pd max	Independent IC	0.8	W
		Mounted on the specified board *	2	W
Operating ambient temperature	Topr		-30 to +85	°C
Storage ambient temperature	Tstg		-55 to +150	°C

* Mounted on a specified board: 76.1mm×114.1mm×1.6mm, glass epoxy.

Recommended Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC}		5.6 to 13	V

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

SANYO Semiconductor Co., Ltd. TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Electrical Characteristics at Ta = 25° C, V_{CC}1 = V_{CC}2 = 8V, V_{REF} = 1.65V

Devenueter	Symbol	Ratings					
Parameter	Symbol Conditions		min	typ	max	Unit	
All Blocks							
No-load current drain ON	I _{CC} -ON	All outputs on *1, FWD=REV=0V		30	50	mA	
VREF input voltage range	V _{REF} -IN		0.5		V _{CC} -1.5	V	
BTL AMP							
Output offset voltage	VOFF	BTL amplifier, the voltage difference between each channel outputs	-50		+50	mV	
Input voltage range	VIN	Applied to pins VIN1 to VIN4	0		VCC	V	
Output voltage	V _O	Voltage between V_O+ and V_O- for each channel when RL=8 Ω *2	4	5		V	
Closed-circuit voltage gain	VG	The gain from the input to the output		4		deg	
MUTE ON voltage	V _{MT} ON	*3	2		sv _{CC}	V	
MUTE OFF voltage	V _{MT} OFF	*3	0		0.5	V	
Slew rate	SR	For the independent amplifier. Times 2 when between outputs *4		0.5		V/µs	
H-bridge Block							
Output voltage	V _O -LOAD	Voltage between V_O+ and V_O- for each channel when $R_L{=}10\Omega$	6.2	6.7		V	
Input low level	VIN-L		0		1	V	
Input high level	∨ _{IN} -H		2		sv _{CC}	V	
Output setting voltage	VCONT	Voltage between V_O+ and V_O- for each channel when VCONT=3V and R_L=10 Ω		2.8		V	
Regulator Block							
Output voltage	Vreg	IL=100mA	3.05	3.3	3.55	V	
Output load variation	ΔV _{RL}	IL=0 to 200mA	-50	0	10	mV	
Supply voltage variation	ΔVV _{CC}	V _{CC} =6 to 12V, I _L =100mA	-15	21	60	mV	

*1: The total current dissipation for SV_{CC}, PV_{CC}1, and PV_{CC}2 with no load


*2: Output in the saturated state


*3: When the MUTE pin is high, the BTL output will be on, and when low, the BTL output will be OFF (HI impedance).

*4: Design guarantee value


Package Dimensions

unit : mm (typ) 3251





Block Diagram



ILA06744

Pin Description

Pin No.	Pin Name	Description	Equivalent Circuit Diagram
1	V _O 3+	Channel 3 (BTL) output (+)	Pin9
2	V _O 3-	Channel 3 (BTL) output (-)	
3	V _O 2+	Channel 2 (BTL) output (+)	
4	V _O 2-	Channel 2 (BTL) output (-)	
5	V _O 1+	Channel 1 (BTL) output (+)	
6	V _O 1-	Channel 1 (BTL) output (-)	
7	PGND	Power system ground for channels 1 to 4 (BTL)	Pin 1 to 6, 35, 36
9	PV _{CC} 1	Power system power supply for channels 1 to 4 (BTL) (shorted to SV_{CC})	
35	V _O 4+	Channel 4 (BTL) output (+)	
36	V _O 4-	Channel 4 (BTL) output (-)	<i>₹ π</i> □ Pin7
8	REGIN	Regulator (to the base of the external PNP transistor)	PV _{CC} Pin 8 PGND PGND PGND PGND PGND PGND PGND PGND PGND PGND PV _{CC} PV
10	REGOUT	Regulator (to the collector of the external PNP transistor)	PV _{CC} Pin 10 W + + + + + + + + + + + + + + + + + +
11	V _{IN} 1	Channel 1 input	0
12	V _{IN} 1G	Channel 1 input (gain adjustment)	PV _{CC} +
13	V _{IN} 2	Channel 2 input	
14	V _{IN} 2G	Channel 2 input (gain adjustment)	Pin 11, 13,
15	V _{IN} 3	Channel 3 input	
16	V _{IN} 3G	Channel 3 input (gain adjustment)	
17	V _{IN} 4	Channel 4 input	
18	V _{IN} 4G	Channel 4 input (gain adjustment)	$\begin{array}{c} PV_{CC} \\ Pin 12, 14, \\ 16, 18 \\ PGND \\ \end{array}$
19	FWD5	Channel 5 output direction switching (FWD), H-bridge logic input	
20	REV5	Channel 5 output direction switching (REV), H-bridge logic input	Pin 19, 20, 22, 23
22	FWD6	Channel 6 output direction switching (FWD), H-bridge logic input	
23	REV6	Channel 6 output direction switching (REV), H-bridge logic input	Continued on next page

Continued on next page.


Pin Nome Pin Name Channel 5 output voltage setting Equivalent Circuit Dagram 21 VCONT5 Channel 5 output voltage setting Pin 21, 24 Pin 25	Continued	from preceding	g page.	
24 VCONTB Channel 6 output voltage setting PVCC 25 VREFIN Reference voltage input PIN 21, 24 26 VREFIN Reference voltage input PIN 25, 24 28 PVCC2 Power system power supply for for channels 5 and 6 (H-bridge) SGND 28 PVCC2 Power system power supply for for channels 5 and 6 (H-bridge) Image: Power system power supply for for channels 5 and 6 (H-bridge) 30 PGND2 Power system ground for channels 5 and 6 (H-bridge) Image: Power system ground for channels 5 and 6 (H-bridge) 31 Vo6+ Channel 6 (H-bridge) output (-) Channel 6 (H-bridge) output (-) Pin 31, 32 33 Vo5+ Channel 5 (H-bridge) output (-) Channel 5 (H-bridge) output (-) Pin 33, 34 29 MUTE BTL mute signal input PVCc model output for signal system ground PVCc model for signal system ground 26 SGND Signal system ground Model for signal system ground Model for signal system ground				Equivalent Circuit Diagram
24 FOUND Diames of upper holings stating 25 VREFIN Reference voltage input 28 PV_CC2 Power system power supply for for channels 5 and 6 (H-bridge) 30 PCND2 31 VQ64 Channel 6 (H-bridge) output (+) 24 VQ55 Channel 5 (H-bridge) output (-) 34 VQ55 MUTE BTL mute signal input 29 MUTE BTL mute signal input PV/CC 20 SGND 21 SGND	21	VCONT5	Channel 5 output voltage setting	0
26 VREFIN Reference voltage input PV_{CC} PV_{CC} PV_{CC} $POND$	24	VCONT6	Channel 6 output voltage setting	
26 VREFIN Reference voltage input PV_{CC} PV_{CC} PV_{CC} $POND$				Pin 21 24
26 VREFIN Reference voltage input PV_CC PIN 25 P				
25VREFINReference voltage inputPVCC Pin 2528PVCC2 PONDPower system power supply for for channels 5 and 6 (H-bridge) Power system ground for channels 5 and 6 (H-bridge) Power system ground for channels 5 and 6 (H-bridge) Channel 6 (H-bridge) output (+) Channel 5 (H-bridge) output (-)Image: Pin 28 Power system ground for channels 5 and 6 (H-bridge) Channel 5 (H-bridge) output (-)31VO6+ Channel 5 (H-bridge) output (-)Channel 5 (H-bridge) output (-)33VO5+ Channel 5 (H-bridge) output (-)Channel 5 (H-bridge) output (-)34VO5- VO5-Channel 5 (H-bridge) output (-)29MUTEBTL mute signal input28SGNDSignal system ground				PGND -
25VREFINReference voltage inputPVCC Pin 2528PVCC2 PONDPower system power supply for for channels 5 and 6 (H-bridge) Power system ground for channels 5 and 6 (H-bridge) Power system ground for channels 5 and 6 (H-bridge) Channel 6 (H-bridge) output (+) Channel 5 (H-bridge) output (-)Image: Pin 28 Power system ground for channels 5 and 6 (H-bridge) Channel 5 (H-bridge) output (-)31VO6+ Channel 5 (H-bridge) output (-)Channel 5 (H-bridge) output (-)33VO5+ Channel 5 (H-bridge) output (-)Channel 5 (H-bridge) output (-)34VO5- VO5-Channel 5 (H-bridge) output (-)29MUTEBTL mute signal input28SGNDSignal system ground				
28 PVCC2 Power system power supply for for channels 5 and 6 (H-bridge) 30 PGND2 Power system ground for channels 5 and 6 (H-bridge) 31 VO6+ Channel 6 (H-bridge) output (+) 32 VO6- Channel 6 (H-bridge) output (+) 33 VO5+ Channel 5 (H-bridge) output (+) 34 VO5- Channel 5 (H-bridge) output (-) 29 MUTE BTL mute signal input 28 SGND Signal system ground				
Pin 25 Pin 25 PGND Power system power supply for for channels 5 and 6 (H-bridge) 30 PGND2 90 PGND2 1 Vo6+ Channel 6 (H-bridge) output (+) 22 Vo6- Channel 5 (H-bridge) output (+) 32 Vo6- Channel 5 (H-bridge) output (+) 34 Vo5- Channel 5 (H-bridge) output (-) 35,34 Vo5- Channel 5 (H-bridge) output (-) 36 29 MUTE BTL mute signal input Pin 29	25	V _{REF} IN	Reference voltage input	
28 PV _{CC} 2 Power system power supply for for channels 5 and 6 (H-bridge) 30 PGND2 Power system ground for channels 5 and 6 (H-bridge) 31 V ₀ 6+ Channel 6 (H-bridge) output (+) 32 V ₀ 6+ Channel 5 (H-bridge) output (-) 33 V ₀ 5+ Channel 5 (H-bridge) output (-) 34 V ₀ 5- Channel 5 (H-bridge) output (-) 29 MUTE BTL mute signal input 20 SGND Signal system ground				
28 PV _{CC} 2 Power system power supply for for channels 5 and 6 (H-bridge) 30 PGND2 Power system ground for channels 5 and 6 (H-bridge) 31 V _O 6+ Channel 6 (H-bridge) output (+) 32 V _O 6- Channel 5 (H-bridge) output (-) 33 V _O 5+ Channel 5 (H-bridge) output (-) 34 V _O 5- Channel 5 (H-bridge) output (-) 29 MUTE BTL mute signal input 29 MUTE BTL mute signal input 26 SGND Signal system ground				
28 PV _{CC} 2 Power system power supply for for channels 5 and 6 (H-bridge) 30 PGND2 Power system ground for channels 5 and 6 (H-bridge) 31 V _O 6+ Channel 6 (H-bridge) output (+) 32 V _O 6- Channel 5 (H-bridge) output (-) 33 V _O 5+ Channel 5 (H-bridge) output (-) 34 V _O 5- Channel 5 (H-bridge) output (-) 29 MUTE BTL mute signal input 29 MUTE BTL mute signal input 26 SGND Signal system ground				
28 PV _{CC2} Power system power supply for for channels 5 and 6 (H-bridge) 30 PGND2 Power system ground for channels 5 and 6 (H-bridge) 31 V _O 6+ Channel 6 (H-bridge) output (+) 32 V _O 6- Channel 6 (H-bridge) output (-) 33 V _O 5+ Channel 5 (H-bridge) output (-) 34 V _O 5- Channel 5 (H-bridge) output (-) 29 MUTE BTL mute signal input 29 SGND Signal system ground				
28 PV _{CC2} Power system power supply for for channels 5 and 6 (H-bridge) 30 PGND2 Power system ground for channels 5 and 6 (H-bridge) 31 V _O 6+ Channel 6 (H-bridge) output (+) 32 V _O 6- Channel 6 (H-bridge) output (-) 33 V _O 5+ Channel 5 (H-bridge) output (-) 34 V _O 5- Channel 5 (H-bridge) output (-) 29 MUTE BTL mute signal input 29 SGND Signal system ground				
30PGND2Power system ground for channels 5 and 6 (H-bridge)31V_06+Channel 6 (H-bridge) output (+)32V_06-Channel 6 (H-bridge) output (-)33V_05+Channel 5 (H-bridge) output (-)34V_05-Channel 5 (H-bridge) output (-)9MUTEBTL mute signal input29MUTEBTL mute signal input26SGNDSignal system ground				
30 PGND2 Power system ground for channels 5 and 6 (H-bridge) 31 V_06+ Channel 6 (H-bridge) output (+) 32 V_06- Channel 5 (H-bridge) output (-) 33 V_05+ Channel 5 (H-bridge) output (+) 34 V_05- Channel 5 (H-bridge) output (-) 34 V_05- Channel 5 (H-bridge) output (-) 29 MUTE BTL mute signal input 29 MUTE BTL mute signal input 26 SGND Signal system ground				Pin 28
32 V06- Channel 6 (H-bridge) output (-) 33 V05+ Channel 5 (H-bridge) output (+) 34 V05- Channel 5 (H-bridge) output (-) 34 V05- Channel 5 (H-bridge) output (-) 29 MUTE BTL mute signal input 29 SGND Signal system ground				↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
33 V ₀ 5+ Channel 5 (H-bridge) output (+) 34 V ₀ 5- Channel 5 (H-bridge) output (-) 29 MUTE BTL mute signal input 29 MUTE BTL mute signal input 26 SGND Signal system ground		-		
34 V ₀ 5- Channel 5 (H-bridge) output (·) 29 MUTE BTL mute signal input 29 MUTE 20 SGND 26 SGND		-		
Image: Signal system ground Image: Signal system ground				
29 MUTE BTL mute signal input PV _{CC} → 100kΩ 29 MUTE BTL mute signal input PV _{CC} → 100kΩ 26 SGND Signal system ground	34	VO2-	Channel 5 (H-bridge) output (-)	│
29 MUTE BTL mute signal input PV _{CC} → 100kΩ 29 MUTE BTL mute signal input PV _{CC} → 100kΩ 26 SGND Signal system ground				Pin 31, 32 33, 34
29 MUTE BTL mute signal input PVCC → 100kΩ 29 MUTE BTL mute signal input PVCC → 100kΩ 26 SGND Signal system ground Signal system ground				
29 MUTE BTL mute signal input PVCC → 100kΩ 29 MUTE BTL mute signal input PVCC → 100kΩ 26 SGND Signal system ground Signal system ground				
29 MUTE BTL mute signal input PVCC ↓ 100kΩ 26 SGND Signal system ground				\$
29 MUTE BTL mute signal input PVCC ↓ 100kΩ 26 SGND Signal system ground				Pin 20
26 SGND Signal system ground				
26 SGND Signal system ground	29	MUTE	BTL mute signal input	PV _{CC} -
26 SGND Signal system ground				+ 5
26 SGND Signal system ground				
26 SGND Signal system ground				
				PGND → ∽ SGND
27 SV _{CC} Signal system power supply (shorted to PV _{CC} 1)	26	SGND	Signal system ground	
	27	sv _{CC}	Signal system power supply (shorted to PV _{CC} 1)	

Truth Table

INF	UT	OUTPUT		
FWD5(6)	REV5(6)	V _O 5(6)+	V _O 5(6)-	
L	L	Z	Z	
L	н	н	L	
н	L	L	н	
н	Н	L	L	

*Z: HI-Impedance

Sample Application Circuit



ILA06743

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of January, 2007. Specifications and information herein are subject to change without notice.